ggml : add Q4_0_8_8 RISC-V GEMV and GEMM kernels (#10029)
* ggml : RISC-V vector gemv for q4_0_8x8 * ggml : Added WIP rvv q4_0_8x8 gemm * ggml : Added initial implementation of rvv gemm * ggml : optimize gemm to avoid register spillover * ggml : Fix GCC rvv load alignment issue * ggml : Format gemm rvv code * ggml : Fix a typo in RVV q4_0_8_8 GEMM
X
xctan committed
fc83a9e58479e4dd70054daa7afe5184c1bbe545
Parent: c5b0f4b
Committed by GitHub <noreply@github.com>
on 10/30/2024, 7:00:40 AM